Abstract-Terascale physics is driving the demand for innovative pulsed power modulators having greater compactness and better manufacturability with increasingly superior performance. A particularly promising route for such modulators is Marxarchitecture based. Moreover, there is opportunity for improvement and gain of greater benefits through further development of topology and architecture, gate driver method, and control schemes. Prior work discussed a new concept of droop correction, which was the result of topology hybridisation using a nesting approach, and illustrated its great potential. This is further investigated here. This paper details various design aspects of a hybrid Marx cell Power Electronic Building Block (PEBB) and includes specifics about estimated losses and efficiency, thermal management issues, protection strategies, gate driver development, and control implementation. In addition, figures-of-merit of the cell design are given for comparison and evaluation purposes. Experimental results, based on both single-cell and three-cell hardware prototypes, are presented demonstrating the functionality and performance of the new topology. This is a significant milestone in the progression toward constructing a full 32-cell PEBB-based Marx klystron modulator with nested droop correction. Lessons learned during various stages of the prototype development and future directions are commented on.
I. INTRODUCTION
To explore new physics at the Terascale, the International Linear Collider (ILC) is proposed. It is an electron-positron collider about 31 km long with a center-of-mass energy of 500 GeV, upgradeable to 1 TeV [1] , [2] . A nominal gradient of 31.5 MV/m is envisioned in the design to accelerate the beam in the main linear colliders using superconducting radio-frequency (SCRF) cavities operated at 1.3 GHz. A standard RF unit powers 26 9-cell superconducting cavities contained in three cryomodules at 2 K. Each three cryomodule unit provides 850 MeV of acceleration at the nominal cavity gradient assuming a 9-cell cavity is 1.038 m long. With a 9 mA beam current, the power needed in the cavities is 7.65 MW. A typical plot of the cavity voltage is shown in Fig. 1 . The cavity is filled with RF before the beam is turned on. When the cavity is nearly up to voltage, the beam is ramped up. Ideally, the full beam loading is reached at the very same moment as the accelerating voltage is reached. The total cavity voltage is a superposition of RF voltage and beam voltage. The interested reader is referred to [3] , [4] , [5] if more detailed explanation is desired. Fig. 1 . Accelerating gradient (green curve) of a 9-cell cavity. Beam is turned on 510 μs after RF is turned on. The field induced by the beam (red curve) counteracts the field induced by the RF (blue curve), resulting in a so-called flat top operation. Both RF and beam are turned off at 1310 μs, resulting in an exponential decay of the cavity field [6] .
The power rating of one RF unit is chosen at 10 MW in order to provide sufficient headroom. About 560 10 MW RF units are required to accelerate the electron and positron beams from their 15 GeV injection energies to 250 GeV. The RF power in one unit is generated by one 10 MW L-band 1 multi-beam klystron 2 (MBK 3 ). The high-power L-band RF from each 10 MW klystron is transported to the accelerator cavity couplers through 1 The frequency range for the microwave regime in the L-band is 1-2 GHz, as defined by the IEEE [7] . 2 A klystron is an electron tube, where electrons are accelerated, then decelerated rapidly to generate high power RF waves [8] . 3 "MBK is a design approach for linear beam tubes that achieves higher efficiency by using multiple low space charge (low perveance) beams. This allows MBKs to operate at a lower voltage yet with a higher efficiency than simpler single round beam klystrons, and provides a cost-effective and simplified design configuration for the ILC RF systems" [9] . Perveance is defined as the ratio of the beam current to the 3/2 power of voltage [8] . an RF distribution system. A modulator, i.e., a high voltage pulsed DC power supply, capable of producing 120 kV, 140 A, 1.7 ms pulses at a 5 Hz repetition rate is required to drive the L-band klystron. The relatively long width of the RF pulse requires a substantial stored energy (about 28.56 kJ) delivered to the klystron each pulse. There are multiple topologies for pulsed power modulators. Referencing [10] , pulsed power modulators can be topologically classified in three main flavours, i.e., direct switch modulators, multicell-type modulators, and transformer based modulators. As of this writing, the ILC baseline modulator design is a pulse transformer type with an LC bouncer circuit for droop compensation, similar to that described in [11] aside from some component details. In that design, originally developed in the early 1990s for the TESLA Test Facility at DESY in Hamburg, Germany, the capacitor bank is connected to the high side of a pulse transformer primary via a switch assembly that consists of six series connected GTOs. The transformer ratio is 1:13. A DC power supply is used to charge the main capacitor at approximately 10% higher than the required output voltage. The resonant circuit is charged to 10% of the required output voltage and is connected to the low side of the pulse transformer primary. Details about the operation of a bouncer circuit can be found in [12] . In short, the resonant circuit creates a single sine wave. It is triggered slightly before the main pulse so that the linear part of the sine wave compensates for the voltage droop of the main capacitor during the pulse. The klystron connects to the secondary of the pulse transformer. An attractive and most promising topological alternative to this baseline design is a Marx-architecture modulator since it holds great potential to further reduce size and cost and increase reliability [13] . A Marx modulator has the advantage of transformerless operation. Voltage scaling is achieved by series connection of cells as shown later in Fig. 5 . One approach to constructing a Marx-architecture modulator is based on PEBBs as discussed in [14] . The concept of PEBBs was introduced by the U.S. Office of Naval Research in the mid 1990s [15] . This approach has had far-reaching influences on the design and manufacturing of today's power electronic converters, principally in the higher power and voltage ranges. The PEBB concept is a platform-based approach and presents a valuable alternative to conventional power electronic converter design in terms of reduced complexity. The use of intelligent and reconfigurable standard building blocks with well defined functionality and interfaces has been identified as a promising technology to greatly simplify converter design and assembly, thereby reducing overall engineering effort and associated costs. Modular and hierarchical design principles are key in a PEBB-oriented design. As compared to a more conventional or classical design approach, a PEBB-oriented design approach combines various potential advantages such as increased modularity, high availability and simplified serviceability. A modular design lends itself to fast and effective replacement of components.
This relatively new design paradigm for power conversion has progressively matured over the last 10 years and its underlying philosophy has been clearly and successfully demonstrated in a number of real-world applications [16] , [17] . Therefore, this approach has been adopted here to design a Marx-architecture modulator intended to drive a klystron used for high power RF generation in future high energy physics machine operation applications where easy serviceability and high availability are crucial. This paper extends the work reported in [18] . The main goal of this paper is to present a power stage design and experimentally validate the behaviour of a new Marx topology. A prototype of the cell power stage was developed prior to the design of the full modulator to demonstrate its functionality and performance. This paper is organised as follows. Section II reviews the basic concepts of the new topology and how it relates to previous topologies. Section III details the design of the cell power stage. Additionally, this section highlights the control and operation principles, followed by a discussion of the mechanical construction. Section IV provides experimental results. Discussion and future directions are presented in Section V, and Section VI draws conclusions.
II. A NEW HYBRID MARX TOPOLOGY

A. Background and Motivation
One topology of particular interest is a Marx topology as underscored in the previous discussion. The architecture has long been known and dates back to the invention of the Marx generator in the early 1920s, but despite its simplicity it is perhaps the least explored of known approaches to electronically realise energy processing at high voltage and power levels until recently and has find application in only a niche of the market. Fig. 2 summarises how the Marx cell topologically evolved over the past few years since Leyh [19] started pioneering the development of a Marx-architecture modulator using IGBT technology to offset the limitations of available topologies for the U.S. Department of Energy at SLAC National Accelerator Laboratory. Initially, the cell topology shown on the left hand side of Fig. 2 , while not officially conceptualised under the umbrella of the Next Linear Collider (NLC 4 ) research and development program, it targeted a similar parameter range and was intended for a 500 kV Marx modulator to power a X-band 5 klystron. In August, 2004, a decision was taken in favour of the use of SCRF technology for the ILC [1] . That fact required SLAC to transition its research focus and effort from "warm" to "cold" RF technology thereby drastically affecting the initial design of the Marx modulator. No longer X-band klystrons, but L-band klystrons are used to generate the RF waves. 4 NLC was the predecessor to ILC. 5 The X-band covers 8-12.4 GHz [7] .
Consequently, a modulator for long pulse operation instead of short pulse operation is needed in this energy regime. The cell, adopted and further conceptualised for long pulse operation, is shown on the right hand side of Fig. 2 . Fig. 2 . Evolution of the cell topology since initiation of the research at SLAC: topology for short pulse operation [19] (left) and topology for long pulse operation [20] (right).
It is required that the voltage supplied to the cathode of the 10 MW L-band klystron is kept within ±0.5% over the pulse duration in an ILC context 6 (see Table I in Section III). In view of such challenging requirements, some form of droop correction is necessary in practice to flatten the output voltage. This permits the use of much lower total energy storage. Conventional methods to compensate for the output voltage droop that results from the discharge of the storage capacitors in a Marx modulator are based on the use of delayed cells oftentimes in conjunction with additional Vernier cells 7 as discussed next. For instance, in [21] coarse regulation (approximately 10%) is achieved by turning on delayed cells successively, i.e., every time the droop on the output voltage reaches the voltage of one single cell, which is here 11 kV, an additional cell is turned on. In addition, further regulation to ±0.5% is achieved by sequentially turning on lower-voltage Vernier cells added in series with the main Marx cells. As the required droop correction reaches 11 kV, all Vernier cells are turned off synchronously with the turn on of a delayed cell. A simplistic version of the above described process is shown in Fig. 3 for illustration. However, as far as the authors know, none of the methods described in the literature are modular in nature and are illsuited to fully exploit the potential benefits of redundancy and fault tolerance inherent to a PEBB-oriented design. To alleviate the latter issue, a modular approach to droop correction is desirable. 
B. Basic Concepts
The topology introduced in [18] and replicated in Fig. 4 achieves the desired modular approach to droop correction. Let us now review the basic concepts and provide some insight into the operation of this topology. It is composed of a main stage and a correction stage. Both stages consist of an energy storage capacitor, a charge switch (right switch) and a discharge switch (left switch) and are topologically equivalent to the original cell structure described in [20] (and shown at the right of Fig. 2 ). The correction stage is nested at the bottom of the main stage through an output filter (indicated by the shaded area in Fig. 4 ) used to store and filter the regulated energy. Therefore, we term the concept "nested" droop correction. This nesting approach places the energy storage of the correction stage in a seriesconnected path with the energy storage of the main stage. Also charge and isolation diodes are shown. The diodes provide paths for charging the energy storage capacitors of the cell to the required voltage as determined in the next section. Pulse energy to the klystron load is predominantly provided by the main stage, as the name implies. Only a small portion of it is delivered by the correction stage. The correction stage is operated at a significantly lower voltage than the main stage. The correction stage can thus be seen as a Vernier-like cell as described earlier, but unlike a Vernier cell, the correction stage is pulse-width modulated (PWM) regulated at a fixed modulation frequency, leading to a well-defined frequency content at the output. The resultant topology can thus be viewed as a hybrid 8 topology since not only two different voltage levels are combined in one cell, but also the main and correction stages operate at fundamental and PWM frequencies, respectively. The choice of the switching frequency is addressed in Section III. The output filter is used to store and filter the 6 Flatness during flat top refers to the ratio of the cavity response from the actual modulator output to the cavity response from a square pulse. This ratio should not exceed ±0.5% during the entire pulse and not exceed ±0.2% for any 100 µs period. 7 A regulating converter cell is termed a Vernier cell in [22] "by analogy to the Vernier scale on a caliper (named after its designer, Pierre Vernier). The Vernier scale provides incremental measurements between the discrete marks on a caliper's main scale: likewise, the Vernier cell provides the incremental power between the discrete power levels that can be sourced via the unregulated cells". We use the same terminology, but for the regulating cells that provide incremental correction to the voltage droop in the main Marx cells in discrete steps. 8 A brief note on terminology: in this paper, the term hybrid refers to hybridisation or modification of the original cell structure to derive new cell structures based upon canonical principles. Topology hydridisation is a widely used topological approach to develop, e.g., hybrid variations and combinations of (main) multilevel topologies [23] , [24] . regulated energy. It outputs a corrective voltage to compensate for the capacitor voltage droop on the main stage during its discharge, maintaining the combined output voltage of both stages within the specified flatness tolerance. In this way, a fully modular approach to droop correction is achieved. It is a derivative of the original cell structure. This circuit is unique in that it is capable of regulating the cell output voltage within the specified flatness tolerance over the pulse duration in the achievement of gains in modularity. This is achieved through the hybrid operation between main stage and correction stage, where main stage and correction stage operate at fundamental and PWM frequencies, respectively. Bidirectional (regenerative) power flow in the correction stage is obtained with the current-bidirectional two quadrant realisation of the switch network. This allows to restore the energy back to the correction energy storage capacitor at the end of each pulse and nullifies the voltage across the output filter capacitor. Some elements (such as an inductor that limits di/dt of the output current during short circuit conditions and bypass and discharge relays) are not shown explicitly.
The corrective voltage is bounded by the available voltage on the capacitor of the correction stage. Adequate sizing of the correction capacitor (refers to the capacitor in a correction stage, likewise main capacitor refers to the capacitor in a main stage) is required to provide sufficient energy. Details will follow in the next section. The energy stored in the output filter must necessarily fall to zero before the start of the next pulse. Since the correction stage is inherently bidirectional, it allows for regeneration of energy back into the capacitor after the pulse. It should be noted that damping has been added to the output filter assuming an open-loop regulation scheme. Consequently, some portion of the power is wasted as heat in the damping resistor during recovery. A closed-loop regulation scheme could potentially eliminate the need for (passive) damping, thereby mitigating the above described effect. It should be mentioned that other hybrid variations and combinations of the initial topology are possible as well and are subject to ongoing research. The main stage with merged correction stage as drawn in Fig.  4 defines the PEBB also referred to as the Marx cell PEBB. The terms cell, Marx cell, PEBB, and Marx cell PEBB are used interchangeably throughout the remainder of this article. A schematic diagram of a Marx modulator built around N such stacked cells is shown in Fig. 5 . An open-loop technique has been chosen to regulate the required correction voltage because of its ease of implementation. This requires some trial-and-error tuning to get to the desired output response, and relies upon the designer's experience. It is well known that open-loop schemes are inherently sensitive to parameter and measurement accuracy issues. However, with a model of sufficient accuracy it is possible to tune a design in simulation. The values used in the simulation are chosen based on the considerations developed in Section III. The initial voltage on the main capacitor is 4000 V and the initial voltage on the correction capacitor is 1000 V. The cell is first operated in a correction mode, followed by a recovery mode. After approximately 25.4 μs the cell is fired. The duration of the pulse is 1.7 ms, which is the maximum value as per the specifications listed in Table I . The cell output voltage is regulated at 4000 V within the specified flatness tolerance by the correction cell with minimal amount of energy storage in it. The green curve in the cell #1 cell #2 cell #N bottom plot of Fig. 6 shows an expanded view of the output voltage waveform to illustrate this. The blue dashed lines on the plot indicate the ±0.5% flatness tolerance. The switching ripple in the output voltage is hardly perceptible. After the pulse, the energy is recovered from the output filter capacitor back to the correction energy storage capacitor. This is necessary in order to nullify the voltage across the output filter capacitor before the start of the next pulse. As a result of this energy recovery, the voltage across the correction capacitor (blue curve in the middle plot) slightly increases. The total energy recovery time is 800 μs. 
C. Simulation Results
III. PEBB DESIGN AND CONSTRUCTION
This section describes the design of the cell with the nominal specifications of the modulator listed in Table I . These specifications were defined in [9] and are restated here for reference. The cell is designed, using commercially-available components to the greatest possible extent, to meet the following specification: 1.7 ms pulse of 3750 V 9 and 140 A (±0.5%) at a p.r.f. of 5 Hz. The design of the cell power stage is centred on the task of selecting the components to assure the expected lifetime within the application constraints. Special emphasis is placed on key components such as the semiconductor devices and energy storage capacitors. Aside from reliability, efficiency and compactness are other important driving design considerations. In what follows, we treat the design of the cell prototype including gate driver circuitry and then address control and mechanical construction. It is desirable to operate the PEBBs at the highest voltage possible (while avoiding series connection of semiconductor devices) to limit the number of PEBBs required to construct the 120 kV Marx modulator. Driven by the continual evolution in performance and characteristics since its introduction in the early 1990s, the IGBT has become the device of choice for a wide range of medium to high voltage applications. Today 6.5 kV IGBT modules up to currents of 600 A are commercially available (see e.g., [25] ). The lowest current rating is 200 A. It is well known that the life of high voltage semiconductor devices can be drastically shortened when exposed to high blocking voltages due to a failure mechanism initiated by cosmic rays [26] , [27] . This limits the maximum allowable DC blocking voltage for high voltage semiconductor devices to far less than the rated collector-emitter voltage of the device. The DC blocking voltage at which the occurrence of failures due to cosmic rays is acceptably rare determines its maximum practical operating voltage. Typically, a failure rate of 100 FIT (1 FIT = 1 failure in 10 9 operating hours) is considered to be sufficiently low. Fig. 7 shows the predicted failure rate as a function of DC voltage for a number of 6.5 kV IGBTs. It can be seen by considering Fig. 7 that a suitable voltage for the main capacitor of a Marx cell PEBB ranges typically between 3400-4000 V, assuming sufficiently low failure rates for the 6.5 kV IGBTs. For instance, a curve fit to the blue curve in Fig. 7 yields the 9 Hence for clarity in the following discussions, the nominal operating voltage of the cell is 3750 V. However, if two cells become inoperable, the cell will run at 4000 V, as will be discussed later. This voltage is considered the maximum operating voltage. following expression to estimate the DC voltage V dc for a given failure rate λ 
where T j is junction temperature, h is altitude, and C 1 , C 2 , and C 3 are curve fit parameters. To achieve a negligible failure rate of 100 FIT it follows from (1) 
and equals 5749.5 V. Both of the other curves in Fig. 7 clearly show failure rates of 100 FIT at similar voltages. In order to tolerate (cell) failures and avoid costly downtimes, redundancy has to be incorporated into the design of the modulator. As mentioned earlier, a PEBB-oriented design is ideally suited to achieve that objective. Redundancy can be achieved through a k-out-of-n system design [28] . Based on the assumption that the DC voltage should be around 3800 V for reliable long-term performance, a 32-cell design is considered to generate the 120 kV pulse. For an assumed cell reliability, R cell , of 99%, the reliability of a 32-cell Marx modulator, R marx , drops to 72.5% if no failures can be tolerated as seen in Fig. 8 . However, if one failure can be tolerated the reliability increases to 95.93% (which is still below the reliability of one cell) and if two failures can be tolerated the reliability increases to 99.6%. Tolerating two PEBBs to fail implies that the remaining 30 PEBBs operate at 4000 V. This increased voltage falls within the range as indicated above. It should be noted that appropriate fault detection, isolation, and reconfiguration mechanisms are key to achieve fault-tolerant operation. The interested reader is referred to [29] for a discussion of the principles related to fault tolerance. In view of the above considerations, a 32-cell design with (N+2) redundancy is chosen. The corresponding voltage on the main capacitor of a Marx cell PEBB is 3750 V. As indicated previously, the correction stage is operated at a significantly lower voltage as compared to the main stage. It is found that a charge voltage of 1050 V is sufficient for the correction capacitor to provide droop correction on the corresponding main capacitor. In consequence, 1.7 kV IGBTs can be selected. Further it is important to choose an adequate switching frequency for the 1.7 kV IGBTs. Although a complete discussion about the choice of switching frequency falls beyond the scope of this paper, some introductory comments are offered here. The requirement on pulse flatness clearly motivates the use of a high switching frequency. The objective is now to identify as high a frequency as reasonably acceptable. We must weigh the advantages of minimising switching ripple and size of passive filter components with the disadvantages of increased incurred device switching losses. Pushing frequency upwards will be at the expense of conversion efficiency. In addition, an important failure mechanism which must be guarded here is wear-out as the device undergoes a thermal cycle [30] . Although not a requirement set forth by [9] , a minimum lifetime of 10 5 hours is typically demanded for reliably long-term performance with regard to power cycling and is also considered here. One possible departure to choosing the switching frequency is now as follows. An expected lifetime of 10 5 hours translates into 1.8 billion load cycles for the application considered here. From a power cycling capability curve of the IGBT, which can be easily obtained from the device manufacturer, the maximum allowable delta in junction temperature for a specified number of load cycles during the expected lifetime is found. This condition places a practical upper limit on the switching frequency, which should satisfy the following relationship
where ΔT j,max is maximum acceptable difference in junction temperature to meet the aimed lifetime requirement, Z θ,j-c is junction-to-case transient thermal impedance, E on is turn-on energy, and E off is turn-off energy. Equation (3) assumes that conduction losses in the device may be ignored. This makes intuitive sense as switching losses are the most dominant loss component at higher switching frequencies. This has also been confirmed by the loss calculations that we performed. Further details will be omitted here for brevity. For instance, for one of the devices under consideration (Infineon FF200R17KE3) the maximum delta in temperature when the junction cycles should be less than 19.566EC in order to fulfill the lifetime requirement. Turn-on and turn-off energies are obtained from the curves given in the datasheet specs of this device using 2nd order polynomial curve fits. The obtained values are linearly scaled with the voltage applied, which is assumed to be at its maximum value of 1050 V. The same values for the gate resistors as been specified by the manufacturer have been assumed in our calculation. Assuming a current of 140 A, the total switching energy is then 115.715 mJ. From the same datasheet, the thermal impedance at a pulse duration of 1.7 ms is found to be 0.004042EC/W. It follows now from (3) that the maximum acceptable switching frequency is 41.833 kHz in order to meet the 10 5 hours lifetime requirement. It is particularly noteworthy to say that the magnitude of the current strongly dependents on the control and filter designs. Due to space limitations this will not be treated in further detail here. We select the switching frequency at 40 kHz for the initial demonstrator hardware. A device search was conducted to identify candidate devices for the application at hand. Both performance and availability of the devices were considered. Devices from various manufacturers were compared and contrasted based on datasheet specifications available online and additional data requested from the manufacturers. Further device characterisation was conducted in our lab. This information allowed us to select the semiconductor devices required for our initial cell prototype. The selected devices are listed in Table II Sizing of the energy storage capacitors is largely determined by current handling requirements and can be calculated as follows
where τ p is pulse duration, V is capacitor voltage, I is current supplied to the klystron load, and δ is voltage droop. The values obtained for main and correction capacitors using (4) are 350 μF and 875 μF, respectively, assuming 100 μs rise and fall and accounting for 5% age loss and ±5% tolerance. Consequently, the main capacitor has a stored energy of 2460.9 J at a nominal voltage of 3750 V and the correction capacitor stores 482.3 J at a nominal voltage of 1050 V. Self-healing polypropylene (PP) film capacitors have high power/energy density properties [31] and are retained here for our application after considering a number of alternatives while keeping anticipated trends in capacitor technology in mind. These capacitors are less energy dense than electrolytic capacitors, but are more reliable. Metallized film capacitors have their electrodes composed of very thin layers of metal evaporated under vacuum onto the surface of the polymer film [32] , [33] . Four 87.5 μF capacitors are required to form 350 μF. For the capacitance of 87.5 μF, the design decision was to begin with a double film wrap to attain a first pass design. For a film thickness of 9.8 μm, the electric field stress on the film is 191 V/μm at the nominal operating voltage. According to data obtained from the manufacturer this will result in 10 5 hours lifetime 10 . The corresponding theoretically calculated energy density is 0.355 J/cc 11 , assuming a relative permittivity equal to 2.2 for the film used. In an analogous manner, the 875 μF capacitor is designed. The main storage capacitors weigh 2.16 kg (4.76 lbs) each, and the correction capacitor is 1.6 kg (3.53 lbs). We estimate that 20.79% of the cell volume is taken by capacitors and account for 34.25% of the cell weight. These numbers are based on the cell assembly as presented in Fig. 18 in section III-C. The required capacitive energy storage is a key contributor to the volume and weight of the cell, adding significant cost to it. A reduction of the size of the energy storage elements is therefore increasingly desirable. A principal mean for reducing 10 Although not explicitly required in [9] , as stated before, we also demand 10 5 hours lifetime for the energy storage capacitors. 11 The energy density calculated based on the physical volume of the capacitor is 0.324 J/cc. the size of capacitors is thus through the increase of energy density. Increased energy density is achieved by increasing the electric field in the dielectric of the capacitor. However, increasing the film energy density decreases the lifetime of the capacitor as explained thoroughly in [33] . Typically, the relationship between lifetime and voltage stress is expressed in terms of a power law as follows
where L is nominal lifetime, L a is accelerated lifetime, V is nominal operating voltage, V a is accelerated operating voltage, and α is voltage scaling exponent which is a function of the characteristics of the utilised film.
It is important to understand the lifetime scaling for a given film to specify an appropriate energy density. The capacitor design discussed above assumed that life would scale with voltage to the 9 power. In order to verify this assumption and to determine an appropriate energy density in an ILC context, accelerated aging experiments were undertaken as described in [34] and summarised below. The capacitor was stressed at elevated electric fields. The main goal was to determine the expected capacitor lifetime given a certain capacitor internal stress under the operating conditions. This will allow us to minimise capacitor volume for a specified lifetime. Note that temperature was not considered to be a significant factor in determining the life of this type of capacitor between 20EC and 40EC. The results of these accelerated aging experiments are plotted in Fig. 10 . It also shows the scaling relationships. Capacitors were operated under similar conditions as anticipated in a Marx modulator and summarised in Table I . Five capacitors constructed with a single wrap film of 4.5 μm thick, were connected in parallel. The capacitors were charged to a given setpoint, discharged into a resistive load for 1.6 ms, recharged to the voltage setpoint, and discharged again. The pulse repetition rate was 5 Hz (except for the tests at 457 V/μm were the frequency was 4.1 Hz). The resistive load was tweaked so that the droop on the capacitor voltage equalled 20% during the pulse. The ambient air temperature was maintained at 35±1EC. The recharge time, approximately 30 ms, was dictated by the available power supply. Several energy densities were tested and tests were run until the capacitors reached end of life, i.e., reduction in capacitance by 5%. A regression analysis was performed on the experimentally obtained data. It was found that for the particular film of interest, a film stress of approximately 292 V/µm corresponds to a 10 5 hours lifetime. In addition, the voltage scaling exponent for this film is 13.1. Energy density W of a capacitor scales with the square of film electric field stress [32] 
where g 0 is permittivity of free space, g r is the relative permittivity of the dielectric, and E is the electric field. From (6), the following volume relationship can be easily deduced
Then the normalised volume of the capacitor as a function of electric field stress is found to be
where Vol new is new volume, Vol baseline is baseline volume, E new is new electric field stress, and E baseline is baseline electric field stress.
It is instructive to look at Fig. 11 , where normalised capacitor volume versus film electric stress is plotted using (8) . This plot suggests that designing the capacitor for a film electric field of 292 V/µm rather than 191 V/µm its volume would reduce by over 50%. We conclude that under the assumed conditions there is a potential for elevating the energy density by a least a factor of two. For this discussion it is particularly relevant to note that a common failure mode in pulsed operation conditions for this type of capacitor is detachment of the sprayed ends from the capacitor wrap, eventually leading to an open circuit failure. The root cause of this failure mode are high peak currents. While necessary and important for reliable long-term performance, a detailed study of this type of failure mode is beyond the scope of this paper and will not be further discussed here.
3) Estimated Losses and Efficiency:
The considered losses in the cell power stage include semiconductor losses, losses in the energy storage capacitors, inductor losses, snubber losses, and required auxiliary power. The semiconductor losses consist of the conduction losses of the charge and isolation diodes and the conduction and switching losses of the IGBTs and the copackaged freewheeling diodes in the main and correction stages. The instantaneous losses p T of the IGBT are calculated as follows
where i T is current through the IGBT and v ce(sat) is saturation voltage.
The instantaneous losses p D of the freewheeling diode are obtained as follows
where i D is current through the diode, v f is diode forward voltage drop, and E rr is reverse recovery energy. Equation (10) can be used to obtain the conduction losses of the charge and isolation diodes ignoring the loss component due to reverse recovery. From (9) and (10) the average losses are then obtained. The semiconductor loss calculations are based on the values given in the datasheets. Calculations have been performed in Mathcad. Fig. 12 summarises the results. It is important to note that every cell presents different semiconductor power losses, basically because all cells have different charge currents. Therefore, the loss breakdown given in Fig. 12 is an average. All losses have been averaged over 32 cells. The losses in an energy storage capacitor encompasses dielectric and ohmic losses and can be expressed as
where V pk is peak-to-peak value of capacitor ripple voltage, f is frequency, tan δ is loss factor, I C,rms is rms value of capacitor current, and R esr is equivalent series resistance obtained as
where ω is angular frequency of capacitor current. In our calculations we assumed a loss factor of 2×10 -4 for polypropylene. In case of the di/dt limiting inductor, the dissipated power P L,loss in the windings of the air-core inductor is calculated with the rms current value I L,rms and the DC resistance 
where C s is snubber capacitance and V d is dc voltage. As mentioned above, the total losses also include the auxiliary power. Auxiliary power is provided to the hardware manager, gate drivers, current transducers, and relay coils. Details about the auxiliary power supply are discussed later. The power associated with gating an IGBT P driver is given by
where P aux is auxiliary power, P dc-dc,loss are losses in the DC-DC converter, and P g is gate charge loss. The latter loss is due to the The losses in the DC-DC converter can be easily estimated from the datasheet specs. Further details are omitted here for the sake of brevity. The measured auxiliary power consumption is detailed in Table III . Power consumption was obtained from individual current and voltage measurements. Measurements were performed with a three-digit Fluke 115 true rms multimeter using a 6 A/1 mA range/resolution for current and a 60 V/10 mV range/resolution for voltage. The estimated cell loss breakdown by component is shown in Fig. 13 . It can be seen that the semiconductor losses account for the vast majority of the losses incurred in the cell power stage. The efficiency η of the cell is calculated from the cell output power P o and the total power loss P loss as follows
For a cell output power of 4462.5 W, assuming 1.7 ms pulses of 3750 V, 140 A at 5 Hz, and total losses equal to 360.3 W, it follows from (17) that the efficiency of a cell is 92.53%, which compares favourably with the 91.18% efficiency of the ILC baseline modulator design [9] . The relative losses, i.e., P loss /P o as defined in [36] , are 8.07%.
4) Thermal Analysis:
The estimated average power dissipation in each cell is 388.043 W for an average modulator power of 142.8 kW assuming a modulator efficiency of 92%. Initial thermal calculations suggest that forced air cooling of the cells is feasible with careful design. With an appropriately sized fan and air-to-water heat exchanger, the average ambient temperature of air is estimated to be 40EC inside the modulator cabinet.
With this in mind, we can now determine the requirements for the heatsink on which the semiconductor devices will be mounted based on the loss estimations. Since the heatsink will determine to a significant extent the cell footprint size, it is important to keep its volume low. For convenience, assume that all losses are dissipated through the heatsink into the ambient. The required thermal resistance R θ,s-a for the heatsink can be calculated as follows
where ΔT s-a is maximum acceptable temperature difference between heatsink and ambient. Fig. 14 is plotted using (18) . The thermal resistance required to keep the temperature difference between heatsink and ambient below an acceptable 15EC is 0.03866EC/W for an efficiency of 92%. Under the assumption now that losses may be optimised in a next design iteration, efficiency may increase up to an anticipated maximum of 96%. Consequently, the thermal requirements are considerably relaxed and a thermal resistance of 0.08067EC/W is sufficient. If the maximum acceptable temperature delta between heatsink and ambient may increase by 5EC, Fig. 14 . The ratio of space occupied by semiconductor devices to heatsink is 48.99 %. This allows to provide sufficient spacing to meet clearance and creepage requirements.
5) Gate Driver:
A problem commonly encountered during operation of a modulator is the occurrence of klystron arcing. A well proven strategy to protect the klystron in the event of an arc is to quickly decouple the klystron load from the modulator allowing a rapid removal of stored energy from the load. This is achieved by gating off the discharge IGBTs in the main stage of all cells. However, gate drivers for this unique application are not readily commercially available and usually lack flexibility. Therefore, we decided to develop our own gate drivers. It is required that the gate drivers can provide sufficiently high voltage isolation, fast detection of a fault condition, and safe shutdown. The design details and the operation of the gate driver are summarised as follows: The gate driver circuitry is designed around low cost, readily available components. It provides isolation for logic level control and fault feedback signals using optocouplers and separate isolated floating power supplies. A simplified schematic of the proposed gate driver is shown in Fig. 15 . The gate driver circuitry for the 1.7 kV IGBT modules is conceptually similar to the gate driver circuitry for the 6.5 kV IGBT modules, apart from different spacing requirements with respect to voltage breakdown and clearance and different isolated DC/DC converter and optocouplers. Both gate drivers are constructed on printed circuit boards (PCBs) (6-layer, 1oz. Cu, FR4 material). Dimensions of the 6.5 kV IGBT gate driver board and the 1.7 kV IGBT gate driver board are 4.5" × 5.5" and 4.0" × 5.5", respectively. An Ixys IXDN414 ultrafast driver integrated circuit (IC) with a peak current of 14 A and a maximum supply voltage of 40 V is selected to provide the driving power. The input stage of this IC is compatible with TTL or CMOS. The driver output stage is designed around two MOSFETs in totem pole configuration. Its maximum propagation delay is less than 35 ns. The input to this IC is level converted from +5 V to provide ±15 V bias voltage for the output stage, and is the sum of the gate pulse from the digital control board (see further) and the over-voltage, over-current protection signals. In order to adjust the turn-on and turn-off behaviour individually, a second resistor (R g,2 ) and a series diode are placed in parallel with the gate resistor (R g,1 ) . The dynamic performance of the IGBT can be adjusted by the value of the gate resistors. Back-to-back zener diodes, rated at about 18 V, are placed directly across the gate emitter terminals to clamp the gateemitter voltage. This is necessary since during a short circuit, the gate-emitter voltage may increase due to the feedback effect of the Miller capacitance between collector and gate. High dv/dt will cause a current to flow through the Miller capacitance, thereby increasing the gate-emitter voltage and subconsequently the peak value of the circuit current. The zener diodes will clamp this voltage at 18 V. High isolation and sufficient dv/dt-ruggedness are required for the power supply. Preferentially, the gate driver supplies should have an isolation voltage rating of at least two times the collector-emitter voltage rating of the IGBT. After an initial polling of commercially available isolated dc-dc converters, the LHVI-151515/5 DC/DC converter from Floeth Electronic was selected to deliver isolated control power for the 6.5 kV IGBT gate driver. It produces an unregulated +15 V (2×) from an input of 13.5 to 16.5 V DC. Output current is 2×200 mA, efficiency is 76%, and isolation is 10 kV. This converter has a minimum dv/dt rating of 100 kV/μs for both primary/secondary and secondary/secondary. Coupling from the primary to the secondary side is typically less than 15 pF. The 1.7 kV IGBT gate driver requires lower voltage isolation. A Recom REC5-2415SRWZ/H6/C with +15 V regulated output from an input of 18 to 36V DC is used. Output current is 340 mA, efficiency is 84-85%, and isolation is 6 kV. The common-mode transient rating of this converter is not explicitly specified in the datasheet. Since the gate drivers are not ground-referenced but floating, high-speed optocouplers are used to transfer the 3.3 V input signals into the required isolated control signals. Signal isolation is achieved through OPI1268 optocouplers from Optek Technology. These optocouplers offer 16 kV isolation, immunity to common mode transient noise of better than 100 kV/µs, and a transfer rate of 2 MB/s. Supply under-voltage protection of the gate control voltages is implemented. The driver circuitry includes an under-voltage protection unit which inhibits the turn-on of an IGBT in the event that the power supply voltage is too low in order to prevent excessive IGBT loss due to low gate driver voltage. A microprocessor voltage monitor, MAX8216 from Maxim, is used to check all internal power supplies for under-voltage conditions. To ensure safe operation of the IGBT modules, protection circuits to avoid over-voltage as well as over-current are included in the gate driver circuit. This is discussed next. To protect the IGBT against voltage overshoot during turn-off, the collector-emitter voltage is actively clamped at turn-off using a series connection of 440 V transient voltage suppressors (TVSs) in the same genre as in [38] . As the collector-emitter voltage exceeds the reverse breakdown voltage of the TVSs, charge flows from the collector into the gate. The gate-emitter voltage then rises to (or slightly above) its threshold level and turns the IGBT back on. This in turn leads to a drop in collector-emitter voltage and consequently gate-emitter voltage, which turns the IGBT back off. This fast interaction creates an oscillatory behaviour of the gate voltage, typically in the MHz range, at the gate-emitter threshold voltage level effectively keeping the collector-emitter voltage clamped at the reverse breakdown voltage of the TVS. The clamping process continues until all energy stored in the stray inductances of the circuit is dissipated in the IGBT. It is recommended to choose the reverse breakdown voltage of the TVS not too low, because the clamping circuit increases the losses. A resistor is used to limit the current through the TVS in order to keep it within acceptable power ratings. In addition, it adds damping to any oscillations in the gate voltage caused by the stray inductance in the circuit. To reduce power dissipation in the TVS, the over-voltage signal is also fed back to the driver high impedance input. There are two over-current sensing circuits to optimise the fault detection of IGBTs under different short circuit conditions. In a soft-short circuit condition, i.e., a short circuit appears while the IGBT is already conducting, protection is achieved based on sensing the voltage induced by di/dt across the stray inductance (L σE ) between the Kelvin emitter (e) and the power emitter (E). This method is fundamentally similar to that in [39] , though different in how it is implemented here. After an initial blanking of di/dt during turn-on, typically in the order of 20 μs for our application, the measured voltage is compared to a preset reference value and as soon as it exceeds this threshold the IGBT is gated off. Due to the relatively fast detection, the resulting fault current is significantly reduced. In a hard-short condition situation, i.e., the IGBT switches into a short circuit, the relatively long blanking time, however, prevents the IGBT from turning off quickly. This is resolved by adding a fast peak-current sensing circuit with minimum turn-on detection delay to complement di/dt detection. A sense resistor (R sh ) is inserted in the emitter path to produce a voltage drop across it that is proportional to the fault current. Once the voltage surpasses a predefined threshold value, proportional to peak current, the IGBT turns off thereby limiting the fault current. In addition to fast detection for different abnormal conditions, a two-stage turn-off is implemented to further reduce the fault current. During a short circuit, the IGBT operates in the active region of the output characteristic. In this region, the gate voltage and the transfer characteristic determine the collector current at any collector-emitter voltage. The fault current can be reduced by lowering the gate voltage. The IGBT can latch up if, while the fault current is still rising, the gate voltage is abruptly switched to zero before the collector-emitter voltage comes out of saturation. The two-stage, short circuit turn-off implementation first pulls the gate voltage from +15 V down to a voltage slightly above the threshold voltage of the IGBT and then gates off normally through the gate resistance. The net result is that the IGBT safely turns off at a much lower fault current. The combination of di/dt detection, peak current detection and two-stage turn-off schemes allows fast, effective short circuit protection of the IGBTs. More importantly, the proposed protection circuitry ensures that the amount of energy that is deposited into an arcing klystron is minimized, as will be demonstrated later in Section IV. For diagnostic and prognostic purposes, each gate driver is equipped with a digital control board for A/D converter control and data buffering, timing, and communications. This board is designed around a Xilinx Spartan-3A (XC3S400A) FPGA. It monitors gate-emitter voltage, gate current, collector-emitter voltage, collector-emitter saturation voltage, output current, and charge current of the energy storage capacitor. The gate driver transmits the data, on an event-driven basis, through a 2 MB/s high voltage optocoupler to a hardware manager as discussed later. Dimensions of the digital control board are 3.3" × 2.5". The board is a 12-layer, 1 oz. Cu PCB. 6) Auxiliary Power Supply: Every cell derives 24 V auxiliary control power from the 1 kV input path to its correction capacitor. Since no converters that can handle our needs were commercially available, we needed to design our own. For the design, a simple buck DC-DC converter is chosen. There is no requirement for galvanic isolation. The converter is designed to meet the following specifications: the input voltage ranges from 500 V to 1050 V with a 167 ms holdup time (see Fig. 16 ), while the output voltage is to be regulated at 24 V. The maximum output power is 30 W. The converter is fused at 100 mA. In a next iteration, the design might be optimised with regard to losses. Further details are omitted here for brevity. 
B. Control
The discussion begins with an overview of the developed control hardware and the implemented control algorithm is discussed briefly later.
1) Overview of Control Hardware:
The conceptual control architecture of the 32-cell modulator is outlined in [40] . The control structure of one cell consists of two gate drivers for the 6.5 kV IGBTs, two gate drivers for the 1.7 kV IGBTs, and a hardware manager. The 32-cell modulator is controlled by the application manager. Each cell communicates with the application manager via an 1 Gb ethernet link. The hardware manager performs control and monitoring functions at cell level and is designed to be configurable for multiple control options. The hardware manager translates auxiliary power and control signals from the reference potential to the emitter potential of each IGBT. In an early stage of the prototyping development, we decided that it would be advantageous to partition the hardware manager into two separate boards based on distinct differences in functionality and fabrication requirements. The hardware manager comprises thus two circuit boards, i.e., a main board and a daughter board. Both boards have been designed and constructed concurrently. A photograph of the prototype hardware manager is shown in Fig. 17 . The main board is a rather inexpensive board and includes interface circuitry for analog and digital control including a fiber optic receiver for trigger signal and provides auxiliary voltage distribution, i.e., ±15 V and 24 V, to all control, sensing, and driving circuitry of the cell. The main board interfaces to the four gate driver boards, discussed in Section III-B-5, and provides them with 24 V auxiliary power. An untwisted 16-conductor ribbon cable is used to carry all control signals and power between each gate driver and the main board. The board has 12 LTC2365 analog-to-digital (A/D) converters from Linear Technology to monitor a range of voltages, currents, and temperatures at various locations in the cell for diagnostic, prognostic, and control purposes. The LTC2365 is 12 bit serial sampling A/D converter and can sample at up to 1 MS/s. The A/D converters sample on the falling edge of the chip select. Eight A/D converters are used to monitor cell operation during charge and discharge modes at high speed. The A/D converters share a common clock and chip select (convert). There are 4 voltage and 4 current readings. Two of the current readings stem from sensing resistors (OARS-1) and are read in differentially in order to reject common mode voltages originating from currents in the cell frame. Details about the cell construction are discussed later. Note that the cell frame sits at ground potential. The other two current readings stem from LEM LA 205-S current transducers. Both inputs also provide ±15 V auxiliary power supply for the transducers. The four voltage interfaces receive their input from resistive-capacitive voltage divider networks. Adjustment is needed to account for parasitics and is achieved on the dividers through an RC-network allowing the AC gain, i.e., capacitor ratio, to the DC gain, i.e. resistor ratio, to be matched. Four A/D converters are used to monitor the cell environment at low speed. The A/D converters share a common clock and chip select (convert). Two of the A/D converters read NTC thermistors (Epcos B57703) for temperature sensing inside the cell (e.g., heatsink temperature). One A/D converter reads the 24 V auxiliary voltage. The fourth slow A/D converter is a spare with a differential input. The main board is 6" × 6" and has 6 layers with 0.5 oz. Cu for external layers and 2 oz. Cu for internal (power and ground) layers. Fig. 17 . Photograph of top side of prototype hardware manager. Note that in contrast to shown in Fig. 18 the board is mounted on the right side of the cell assembly for convenience during the initial demonstrator tests.
The daughter board is the more expensive portion of the hardware manager. It is designed around a Virtex-5 (XC5VLX20T) FPGA from Xilinx with 125 MHz system clock frequency. The FPGA contains the software for data collection and transmission, control, and communication. The board has also a fiber optic transceiver for the 1 Gb ethernet interface. The XC5VLX20T requires 5 supply voltages, i.e., 1 V, 1.2 V, 1.8 V, 2.5 V, and 3.3 V. These voltages are derived locally from the 24 V supplied by the main board using DC-DC converters. The daughter board is a 12-layer, 1 oz. Cu PCB. Its dimensions are 3.5" × 3.4". The daughter board stacks to the main board as can been seen from Fig. 17 . As mentioned above, the modulator is controlled by an application manager. The hardware development of this application manager is currently in its infancy. A possibility might be using a Micro Telecommunications Computing Architecture (μTCA) inspired design for it. Additional detail about μTCAs may be found in [41] . This topic is still open research and a thorough discussion will need to address the obstacles standing in the way of such a development.
2) Control Algorithm and Implementation: Equally important for the concept demonstration is the development of a control algorithm for the correction stage that yields fast dynamic response and is stable. As seen in Section II, the correction stage is PWM regulated at a fixed modulation frequency. In Section III, we have chosen the switching frequency at 40 kHz. The control is implemented entirely digitally in the Virtex-5 FPGA. The PWM pattern is generated by the FPGA using a 31.25 MHz clock to provide a range from 0 to 781 in pulse width. Seventy-two values and 32 values are stored in RAM based look-up-tables on the Virtex-5 FPGA for correction and recovery mode, respectively. A Matlab script was created to compute the initial IGBT ontime values for the look-up-tables. The same script is used to calculate the unit impulse 12 response for the PWM. On each cycle, the output voltage of the cell will be digitised by the hardware manager and sent to the application manager (in our case this is a personal computer, since the application manager is still under development as pointed out above). If the cell voltage deviates more than 0.1% during the pulse, the application manager will perform a retuning and calculate new values for the correction mode PWM look-up-table. The tuning algorithm starts by averaging the A/D converter readings over each PWM cycle. The desired output voltage is subtracted to provide the error signal. Then, a de-convolution of the error signal with the unit impulse is performed to calculate the necessary change in the PWM look-up-table. To insure that the algorithm is stable, the applied change is reduced to about 80% of the calculated change. The tuning can to be applied over multiple 5 Hz pulse cycles to reduce the error to the desired level. Once the cell output voltage is within its desired range, the tuning algorithm will be turned off. The developed tuning algorithm, which is new to the authors' knowledge, converges rapidly. A highly accurate level of correction can be achieved with the proposed control approach when used with a stable impedance load, such as a klystron. From experience, it is known that pulse-to-pulse differences in perveance with Toshiba E3736 Lband MBKs are better than 0.1%.
C. Mechanical Construction
The converter assembly was driven by the desire to minimise the inductance of the critical paths and to achieve compactness at as minimal a weight as possible within acceptable application and manufacturability constraints, while meeting voltage breakdown and clearance requirements. The allotted space for a cell in the modulator cabinet will be most likely cuboid in nature. In addition, from a field-stress perspective, it is much easier to grade fields against a plane rather than irregular surfaces. The modulator structure itself will handle the in/out interface, the cell corners, and the cell mounting rails. Therefore, it would be convenient if cell surfaces are flat. The mechanical design was accomplished in a trial-and-error sense using 3D solid modelling tools. It proved to be a timeconsuming process to lay out the cell in its final form. A number of iterations needed to be performed to arrive at the resulting mechanical structure as shown in Fig. 18 . The design is based on a modular construction as mentioned previously. The drawer design of the cell, similar in concept, at least in some respects to that in [42] , facilitates quick replacement of it in case of fault events. The followed strategy here is to identify critical circuit loops and based on that to determine which components need to be located close to each other in order to limit leakage inductances. For instance, the 875 μF correction capacitor is mounted on a PCB. This board is directly placed on top of the 1.7 kV IGBT module. This board has been designed with careful attention to obtain as low an inductance as possible in the DC-link bus structure. This is necessary to keep the turn-off over-voltage at the IGBT within acceptable limits. In addition, the capacitor itself was efficiently packaged in such a way as to minimise leakage inductance as well. This strategy is somewhat limited by the form factor of the selected components and the available area. The size of the passive components dominate over the power semiconductor devices and control circuitry, constraining power density. The energy storage capacitors present the largest portion of the physical volume. Note however that the energy density of the capacitors can be increased by a factor of two. This will significantly reduce the size of the cell in a next iteration. The major PCBs in the cell assembly are the capacitor boards, gate-driver boards, hardware manager board, PWM filter board, DC-DC converter, and snubber boards. In total, there are 20 individual PCBs. Majority of the circuit board area is taken up by the components. The four discrete 87.5 μF capacitors placed in parallel giving 350 μF, are mounted on a separate PCB and form the capacitor board for the main stage. The discrete 875 μF capacitor is mounted on another board as mentioned above. Both capacitor boards also include sensing resistors. The di/dt limiting inductor sits on top of the correction capacitor. This inductor is considerably larger than strictly necessary. The inductor design was attained in just one pass in order to quickly prototype it. The same design has been used for the inductor on the PWM filter board. The DC-DC converter for auxiliary power supply is placed at the front of the cell, off centre towards the right upper corner. The gate driver boards are mounted at the front of the cell and are screwed down to a front cover. The connectors on these boards are located as close as reasonably possible to the IGBT modules in order to keep the connections between the gate drivers and the IGBT modules as short as possible and thus minimising the stray inductances. The hardware manager is mounted at the left hand side of the cell assembly away from any major mechanism of electromagnetic noise generation. Electrical interconnects provide for signal, control, and power lines between subassemblies. All electrical input and output power interconnects to the cell (6 in total) protrude from its back side allowing a simple interconnection to the modulator bus structure. Easy front side access is provided for all critical components just by a simple removal of the front cover which carries the gate driver electronics. Air is channelled horizontally through the heatsink. It enters the heatsink through an inlet plenum and exits via an outlet plenum (plenums are not shown here) aperture within the cell. Support of the cell is via two rails (not shown here) which intersects the cell just above the top of the heat sink. Details have not been worked out yet. Obviously, high voltage poses a significant challenge to lay out the cell circuitry and assembly. It is therefore hard to optimise footprint area and volume usage in order to achieve a highly compact cell. The metalsheet outer structure of the cell serves as a shield for all power and control circuitry against fast electric fields. Key is to minimise the stray capacitance of the cell structure to ground in the modulator arrangement. This is subject of ongoing research. The hardware manager and 24 V auxiliary power supply are ground referenced to the metalsheet frame. Two figures-of-merit as defined in [36] are used to evaluate the resulting cell assembly, i.e., power density and specific power. This will allow not only a fair and objective comparison among similar designs, but also provide a metric to gauge progress in next iterations of the cell design. The power density ρ relates the cell volume Vol to the peak output power P o,peak as follows
and gives an indication of its compactness. Specific power is defined as
where m is weight of the cell. For a peak output power of 4.463 kW, calculated based on the cell specifications in the beginning of this section, ρ is 0.091 kW/dm 3 and γ is 0.149 kW/kg. This version of the cell, while not optimal for final design, will provide a valuable proof of concept and help detect flaws in the design.
IV. EXPERIMENTAL RESULTS AND EVALUATION
This section presents some experimental results from both single-cell and three-cell hardware prototypes. For the sake of simplicity and convenience in realisation of the bench setup, all of the results presented here are obtained with the cell prototypes connected to a resistive load. The resistive load is properly scaled to match the impedance of the klystron load for both cell arrangements at the operating voltage. All control, protection, and auxiliary circuitry has been individually tested prior to combining them into a cell. The input power to the cells was controlled by two commercial DC power supply units. An ALE 802L-5kV-NEG, rated at 8000 J/s, and an ALE 202A-1.5kV-NEG-PFC, rated at 2000 J/s, provide the necessary 4 kV and 1 kV power, respectively, to run the experiments. The trigger to the cells is generated using a DG535 four channel digital delay/pulse generator from Stanford Research Systems. All waveform captures presented in this section are obtained using a Tektronix DPO 3054 oscilloscope (500 MHz, 2.5 GS/s).
A. Single-Cell Configuration
The experimental waveforms in Fig. 19 are obtained while operating a single cell with a resistive load of 29.3 Ω. The connection between cell and load was made by a 50 Ω coaxial cable. The isolation of the cable is sufficient to withstand at least 20 kV. At the beginning of the pulse the output voltage and current are 4 kV and 138 A, respectively. The pulse duration is 1.6 ms. As no correction is applied in this first experiment, output voltage and current show substantial droop. The droop on the voltage is measured using the real-time subtraction function on the oscilloscope and is approximately 640 V. This corresponds well with the theoretically estimated value 13 . Rise and fall times of the output voltage are on the order of 5 μs. is. The inductor current reaches steady state fairly rapidly. After the pulse, the energy is recovered from the output filter capacitor back to the correction capacitor as mentioned in Section II. In this mode of operation the inductor current reverses polarity as can be clearly seen from its waveform capture. Transition between correction mode and recovery mode is seamless. A frequently encountered event during operation is sparking of the klystron gun as mentioned previously. As argued earlier, the protection of the modulator needs to be designed so as to effectively limit the energy deposited into the klystron during arcing to less than 10 J, which is considered to be a safe margin but is more stringent than explicitly required in [9] . Typically, a so-called arc-down test is performed to mimic the conditions of a klystron arc. In this experiment, we place a spark gap with trigger electrode across the 29.3 Ω resistive load. The spark gap is triggered at 1200 μs in order to intentionally create a short circuit. A zoom-in view version of the top plot in Fig. 22 shows a close up view of collector-emitter voltage, load voltage, and load current at the instant when the arcing occurs. The maximum di/dt is limited by the 50 μH inductor in the cell power stage (not explicitly shown in the schematic diagram of Fig. 4) . The over-current protection circuitry gates off the discharge IGBT when the cell current exceeds 180 A. The turn-off delay is approximately 1.5 µs. The peak fault current is limited to a safe 250 A and decays to zero in about 47 μs. The energy deposited in the arc is limited to approximately 1.4 J. 
B. Three-Cell Configuration
Cell operation under stiff current source behaviour is essential in a real modulator. The following two experiments are conducted to help demonstrating that. Fig. 23 shows voltage and current waveforms from a three-cell configuration during normal operation. In this experiment, three cells, each precharged to 4 kV, are combined to produce a 12 kV output voltage pulsed into a 80 Ω resistor. The cell output voltages are left uncorrected here and as a consequence the load voltage exhibits significant droop. The three cells are turned on in a staggered fashion in order to test the performance of the diode bypass. This operation regime is often exercised in practice in order to reduce the peak in current due to the capacitive loading of the sometimes relatively long cable connection between modulator and klystron. The measured output voltage and current are approximately 12 kV and 150 A, respectively. An expanded view of the top plot in Fig. 23 illustrates the staggered start delays on the cells. 
V. DISCUSSION AND FUTURE DIRECTIONS
A number of lessons have been learned during the course of this research and are discussed here. In addition, future directions are addressed. The prototype cell is based on a modular construction philosophy and has been primarily developed for benchtop operation in order to verify the functionality of the topology. It has been laid out mainly under the constraints of low-inductance critical loops and high density as detailed in Section III-C. Plenty of opportunity exists to further optimize the cell. Reduction of size, weight, and cost while maintaining or perhaps improving performance in terms of increased overall efficiency and minimising realisation effort is an important area of continuing investigation. As seen previously, capacitors dominate the size and weight of the cell. In a next iteration of the cell it is planned to reduce the volume of the energy storage capacitors by around 50% based on the findings developed in Section III-A-2, thereby greatly reducing weight and cost while allowing the possibility of easier integration. Another immediate area of revision is improved inductor design. Aircore inductors have been used in the cell prototype, thereby eliminating magnetic core loss. Two identical designs have been used for both the di/dt limiting inductor and PWM filter inductor. There is room for performance enhancement and size reduction of both inductors. In addition, heatsink volume can be optimised as well to further reduce cell volume and weight. The cell shape will further morph in order to achieve the most dense overall modulator arrangement. A revision of the cell will address the shortcomings of the first prototype cell with respect to that. The actual cell shape comes as a result of considerations regarding high voltage effects as discussed next. From an electrical perspective, the effect of the cell shape is twofold. First, the existence of and nature of discharges to adjacent objects, i.e., other cells, interconnects, and cabinet walls, are highly dependent on the "sharpness" of the "visible" edges. The definitions of sharp and visible are problem specific and reasonable effort has been spent quantifying these effects. Second, the cell structure can shield components on the inside of the cell from fields generated on the outside of the cell. Inside the cell one only sees maximally 4 kV. The cell has no view of the outside world which can be up to 120 kV. Sharp points are therefore less of a concern. It is envisioned that each of the 32 cell drawers slide into a support structure and can be easily removed in the event that a cell needs to be exchanged. In addition to physical support, this structure needs to provide the electrical interconnection between cells, flow channels for air cooling, and field shaping elements to control the electrostatic fields. The field shaping elements are essential to achieving a compact modulator. The maximum electric fields within the cabinet are less than 18 kV/cm. Corona will begin to form in atmosphere with a peak electric field of about 30 kV/cm. By restricting the peak electric field to a conservative value, below 15 kV/cm, breakdown can be avoided. Design and construction of a cabinet with proper mounting structure is subject to ongoing research. A preliminary design, computed using a finite element method, indicates that a cabinet of 2.6 m long, 1.4 m deep, and 2.2 m tall is possible from an electrostatic point of view. A possible arrangement of the cells within the cabinet is illustrated in Fig. 25 . The cells are arranged in such a manner that the voltage inside the cabinet builds up in a serpentine pattern from the first cell in the upper right to the last cell in the bottom left during erection of the pulse. Effort is underway to refine the best mechanical configuration. Further work will also focus on issues relating to the interconnection of cells with each other. Conventional wisdom dictates that an open-loop scheme is inherently sensitive to parameter and measurement accuracy issues. A tuning algorithm based on de-convolution has been successfully implemented to circumvent this at the expense of added complexity. The tuning algorithm will be regularly executed to calculate updated values for the correction mode PWM look-up-table. Given these complications, it might be desirable to implement a closed-loop scheme. However, other control schemes have not been exercised so far and therefore it is an area in which further research is needed. The development of the application manager is currently in its infancy and further activity is planned in this area as well.
VI. CONCLUSIONS
The use of a Marx topology for the construction of klystron modulators in future high energy physics machine operation applications has several potential advantages over conventional approaches, including improvements in performance, reliability, and cost. This paper has presented the design and experimental verification of a new hybrid Marx topology. Details of the design have been discussed, including the cell power stage design, associated control method, and mechanical construction.
Hardware has been fabricated. Experimental results have been presented to provide evidence that the new topology is functioning and performing as desired under a variety of operating conditions and to demonstrate in particular the achievement of flat top regulation. An essential point in favour of this new Marx topology is that the implementation for droop correction is less complex than in previously reported topologies, which may represent a differentiating factor and could conceivably further reduce costs. Work is now continuing towards the objective of constructing and testing a full 32-cell modulator and requires that attention to be directed at multiple frontiers.
